# 09/354,080

# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

64-049446

NANBA SEIICHI

(43)Date of publication of application: 23.02.1989


Ref. 3

(51)Int.CI.		H04K 1/00 H04H 1/00
(21)Application number	ber : 62-205191 20.08.1987	(71)Applicant : NIPPON HOSO KYOKAI <nhk></nhk>
(22)Date of filing	_	(72)Inventor: SAITO MASANORI

## (54) DECODER CONTROL SYSTEM

### (57)Abstract:

PURPOSE: To change the performance of a receiver by changing basic software, by providing a memory in which new basic software is stored and the memory in which the software current in use is stored. CONSTITUTION: Received new software is stored in a buffer memory 34. A latch circuit 38 latches a basic software switching command signal from a broadcasting station side at the time of receiving a basic software switching command. Interruption is applied on a CPU 36 when a switchable timing signal is set a high level, then, a basic software transfer program 37 is executed. The transfer program resets an AND39, and inspects the content of the new basic software by using an erroneous qualifier, etc. When a satisfactory inspection result can be obtained, the new basic software in the memory 34 is transferred to a working memory 35, and control is delivered to an OOOOH, then, the new basic software is started. When no satisfactory inspection result is obtained, no transferr is performed.



#### **LEGAL STATUS**

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]